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[57] ABSTRACT
An all digital phase-locked loop derives a loop output
signal from an accumulator output terminal. A phase
detecting exclusive OR gate is fed by the loop digital
input and output signals. The output of the phase de-
tector is a bi-level digital signal having a duty cycle in-
dicative of the relative phase of the input and output
signals. The accumulator is incremented at a first rate
in response to a first output level of the phase detector
and at a second rate in response to a second output
level of the phase detector.
3 Claims, 7 Drawing Figures
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1
DIGITAL PHASE-LOCKED LOOP
' " ORIGIN OF THE INVENTION
The invention described herein was made by an em-
ployee of the U.S. Government and may be manufac- 5
tured and used by or for the Government for govern-
mental purposes without the payment of any royalties
thereon or therefor.
FIELD OF THE INVENTION
The invention is generally related to the field of
phase-locked loops and is particularly concerned with
the provision of an all digital phase-locked loop.
BACKGROUND OF THE INVENTION
Prior art phase-locked loops for producing an output
signal phase-locked to an input signal in general em-
ploy a phase detector for comparing the relative phase
of the loop input and output signals. By low pass filter-
ing the phase detector output there is derived an analog
error signal proportional to the relative phase of the
loop input and output signals. For a "type I" loop (a
loop having one integration) the analog error signal is
applied to a voltage controlled oscillator which pro-
duces a variable frequency signal, which is generally
the loop output signal. Because the voltage controlled
oscillator signal derives a frequency, or rate of change
of phase, proportional to the analog signal magnitude,
there is effectively an integration in the loop. A "type
II" analog loop (a loop having two integrations) is gen-
erally mechanized by feeding the analog error signal to
an analog integrator which drives the voltage con-
trolled oscillator.
As is evident from the above discussion, prior art
phase-locked loops have in general utilized analog fil-
tering elements, analog voltage controlled oscillators,
and analog integrators. These analog components suf-
fer from drift, non-repeatability from unit-to-unit, and
non-linearity. In addition, analog phase-locked loops
have presented difficulties in switchably programming
various loop parameters such as bandwidth, center fre-
quency and type because of the necessity of mixing
switching, i.e., digital circuits, with the loop analog cir-
cuitry. In addition, it has been difficult to set the instan-
taneous frequency of an analog loop to aid in its acqui-
sition or initial lock on to an input signal.
A need exists for an all digital phase-locked loop
which is simply mechanized. Such a loop would over-
come the various difficulties that inhere in analog
phase-locked loops. In addition such a loop could be
mechanized at lower cost than analog loops and would
involve less power dissipation.
OBJECTS OF THE INVENTION
It is an object of the present invention to provide a
new and improved, simple, substantially all digital
phase-locked loop.
It is another object of the present invention to pro-
vide a simple all digital phase-locked loop which has
sufficient flexibility so that various phase-locked loop
parameters may be switchably programmed.
SUMMARY OF THE INVENTION
An all digital phase-locked loop is provided having an
accumulator with an output terminal for deriving the
loop output signal. The term "accumulator" is used in
a generic sense to describe devices such as counters,
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shift registers, recursive adders and other devices
which pass through a plurality of internal states for
each change of state at an input terminal. A digital
phase detector, comprised of an exclusive OR gate, is
fed with the loop input signal and the loop output sig-
nal. The phase detector has a digital or two-level output
and an associated duty cycle indicative of the relative
phase of the loop input and output signals. Means are
provided for incrementing the accumulator, or making
the accumulator pass through its internal states, at first
and second different rates in response to the first and
second output level of the phase detector..
Two main embodiments are disclosed. In the first em-
bodiment, the loop is type I and the accumulator is a
simple divide by K-counter which accumulates K-clock
pulses in producing a "one-cycle" digital output varia-
tion. The counter includes an input terminal fed by first
and second clock frequencies in response to the phase
detector respectively deriving the first and second lev-
els. In the second embodiment, particularly adapted for
type II loops, the accumulator is a recursive adder, i.e.,
and adder which adds a variable .number represented .
by an input signal to a total number represented by a
signal previously stored in the adder. The number rep-
resented by the input signal is added to the accumula-
tor contents at a rate determined by an input clock sig-
nal. If the input number is constant, the accumulator
contents are incremented at a fixed rate. To increment
the accumulator at a different rate as a function of the
phase detector output signal level, means are provided
for changing the input number in correspondence with
the phase detector output level. The loop output signal
is fed from an output terminal of the accumulator, such
as a relatively high significant bit -terminal indicating
the accumulator contents or an accumulator overflow
terminal.
The above and still further objects, features, and ad-
vantages of the present invention will become apparent
upon consideration of the following detailed descrip-
tion of specific embodiments thereof, especially when
taken in conjunction with the accompanying drawing
wherein:
BRIEF DESCRIPTION OF THE DRAWING
FIG. 1 is a first embodiment of the digital phase-
locked loop of the invention wherein an accumulator
is a counter and two clock signals are provided for in-
crementing the counter;
FIG. 2 is a timing diagram for the signal waveforms
at various points in the phase-locked loop of FIG. 1
with a parameter a indicating the phase shift between
loop input and output signals when the loop is locked;
FIG. 3 is a graph showing the output frequency of the
loop of FIG. 1 versus a;
FIG. 4 is a schematic mathematical representation of
the loop of FIG. 1 for indicating the loop dynamics;
FIG. 5 is a schematic diagram of means for producing
the two clock signals of FIG. 1 from a single high fre-
quency clock;
FIG. 6 is a second embodiment of the digital phase-
locked loop of the invention where the accumulator is
a recursive adder; and
FIG. 7 is a schematic mathematical representation of
the loop of FIG. 6 for indicating the loop dynamics.
DETAILED DESCRIPTION OF THE INVENTION
•Reference is made to FIGS. 1 and 2, wherein a first
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embodiment 10 of a type I all digital phase-locked loop
is illustrated. In this loop, an input square wave digital
signal, Vln, of frequency/and period T is applied to one
input terminal 12 of a digital phase comparing, exclu-
sive-OR gate 14 (also known as a modulo 2 adder). The
output square wave digital signal, Vou(, generated by
the loop 10 is applied to a second input terminal 16 of
gate 14. The loop is assumed to be locked, i.e., Vou, is
assumed to be at the same frequency as V,n, an assump-
tion that is verified as the discussion proceeds. V011( is
further assumed to be lagging V,n in phase, by a-param-
eter described as a where a indicates the fraction of 90°
which V01I, deviates from a 90° phase lag of V,,. The
time between a rising edge 16 of Vjn and the next falling
edge 18 of Vin is a half period, 7/2, of the frequency for
V(n. If a equals zero and therefore Vout lags Vin by 90°
, the rising edge 20 of Vou, occurs exactly a quarter of
a period, i.e., 7/4, after the rising edge 16 of Vin. How-
ever, with a positive, rising edge 20 occurs less than a
quarter period after rising edge 16 while with a nega-
tive, rising edge 20 occurs more than a quarter period
after rising edge 16. The time which rising edge 20 of
Vmt occurs in advance of a 90° phase lag position 22 is
given by:
aT/4 ^
(1)
Output 24 of exclusive-OR gate 14 is a digital loop
error signal, Vf, having a rectangular wave form and
duty cycle indicative of the relative phases between Vtn
and Voat. Exclusive-OR gate 14 respectively derives bi-
nary zero and one values in response to its input signals
Vin and Vou, being at the same and different binary lev-
els. Thus, Vf is a periodic signal repeating twice for
each cycle of V(n or Vou( such that Ve has a binary one
level for the period of time between rising edge 16 of
V(n and rising edge 20 of Vou, and a binary zero level
for the period of time between rising edge 20 Vm, and
falling edge 18 of V(n. The time while V,, is a binary one
is given by:
7/4(1 -a)
while
the time Vf is binary zero is given by:
7/4 (1 +a)
(2),
(3)
It is clear from Expressions (2) and (3) that Ve is a
symmetrical square wave when a equals zero and is an
unsymmetrical rectangular wave when a differs from
zero.
The instantaneous level of Ve controls the selection
of either a first clock signal V, or a second clock signal
V2, respectively having differing frequencies /, and /2,
for incrementing an accumulator that comprises "di-
vide by K" counter 26 at different rates. In the present
description, it is assumed that /2 is greater than /,, al-
though the converse could be true. A pulse train, Vc,
or other digital signal selectively having one of the fre-
quencies /i or/2, is supplied to counter 26 on input line
28 and a square wave signal Vou, , having a frequency
controlled by the relative times that frequencies/! and
/2 are supplied, is derived from the counter on output
line 30. In response to V,, having binary zero and one
values, the /, and /2 signals are respectively coupled to
or gated through to the counter line 28.
The selective gating or coupling of the /, or /2 clock
5 signals to counter 26 in response to the level of V, is ac-
complished by a combination of AND gate 32 and 34,
an inverter 36 and an OR gate 38. Clock signal V, is
connected to a first input terminal 40 of AND gate 32
while Ve is coupled via inverter 36 to the other input
10 terminal 42 of AND gate 32. The Vi clock signal is de-
rived on output line 44 of AND gate 32 when V,. is a
.binary zero since a binary one is derived on line 42;
however, output line 44 is a binary zero when Ve is a
binary one since a binary zero is derived on line 42.
15 Clock signal V2 is connected to one input terminal 46
of AND gate 34 and coupled through the AND gate to
output line 50 while V, has a binary one by virtue of the
output of gate 14 being connected to the other input
terminal 48 of AND gate 34. Therefore, at any given
20 time one of output lines 50 and 44 is supplied with a
pulse type clock signal while no signal is supplied to the
other of the lines. Lines 44 and 50 feed OR gate 38
which derives the output signal Vr on line 28 that is
connected to the input of counter 26. Hence, the; Vr
25 signal alternates between a clock pulse frequency off,
when Ve is a binary zero and a clock pulse frequency
/2 when Vf is a binary one.
The frequency of Vou, may now be checked to de-
scribe the phase-locking mechanism of the FIG. 1 em-
30 bodiment whereby V(n is phase displaced from V011(. It
is first observed that the frequency of Vou( is dependent
on the relative phase of Vin and Vaul. If Vin and Vour
were in phase, Ve would always be a binary zero, and
consequently V, would always be applied to counter
35 26. In that case, the frequency of Vou, would always be
fi/K, where K is the frequency division factor of
counter 26. On the other hand, if Vin and Vou, were
180° out of phase, V,, would always be a binary one and
consequently V2 would always be applied to counter 28
40 producing an output frequency ft/K. As a further exam-
ple, if V(n and Vm, were 90° out of phase, Ve would be
a symmetrical square wave. In that case, V| would be
applied to counter 28 half of the time and V2 would be
applied to counter 28 the other half of the time to yield
45 a counter average output frequency of /, + f2/2K . It
should be apparent that any output frequency between
ft/K and/2/K can be produced at counter line 30 depen-
dent on the duty cycle of Vf. It is more convenient to
relate the frequency of Vou, to the parameter a. The
50 number of counts delivered from V, to counter 26 per
period of Vou, is:
55 /, —(I -a) (4)
The number of counts delivered from V2 to counter 26
per period of Vou, is:
60
/2 (5)
,, By adding the number of counts in Equations (4) and
(5.) and dividing by the period an effective average
input clock rate to counter 26 over one period of V(11
is determined as:
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ll Sh0uld be 3PParent that thC '°°P Of FIG- !• ra'her/effective = ~< 1 - „, + -( , + „,
 (6)
„ > ~ * - than acting exactly as the mathematical model of FIG.
4, exhibits discrete jumps in phase and consequent
Dividing the effective input clock rate by K, counter 26 quantizing noise because of the discrete nature of the
output frequency is: 5
 counts delivered to counter 26. Therefore, the division
ratio K of counter 26 should be chosen as large as pos-
/.«=/«r- ~T~<y (7) s'D'e so tnat these discrete phase jumps will be small.
where: A value for K of 256 (an eight stage counter) appears
/„,, = the frequency of v.,. reasonable for most applications.
""' •
 10
 '
n a
 modification of FIG. 1, shown partially in FIG.
5, the clock signals V, and Vj (having frequencies /,
' and /2 respectively are derived from a single clock
source 70 which feeds a chain of dividers or counters
c
 t- ii\ .,,.., ,n A -K . • 72, V, and V2 are derived from divider 72 by selectivelyEquation (7) actually describes a repeating tnangu- i<; . ..-. . r •_ j- -j
lar curve 52 because of the cyclical nature of phase re- co""ectl"g taPs '° diffenng stages of the divider to pro-
lationships. Curve 52 of /„„, versus a is shown in FIG. Vlde ^quency dlvis'on °[ the clock frequency by van-
3, from which it is seen that the output frequency is lin- °us numbers. It ,s dear that the basic loop 10 may be
early related to a and of a negative slope in the region Packaged as a unit and different signals V, and Vt syn-
54 where the magnitude of a is less than 1. Thus, the 20 thesized from a dw'der chaln may be aPPhed to clock
loop locks onto an input signal V,. of frequency /„„ by lnPut llnes 46 and 40 of the Package to set the loop cen-
producing an output signal Vou, lagging Vin by 90°. For ter frequency and dynamic range or bandwidth. It
other input frequencies between the extremes fJK and should also be aPParent tha< one clock input signal may
fJK, the loop locks with a different phase relationship. not be aPPlied at a11 to 8ive the lo°P a ran6e of outPut
These characteristics indicate a linear Type I loop. Ft is 25 frecluencies from d-c- (zero frequency) to the fre-
also noted that if /, were greater than ft, the curve quency on the other clock line divided by K. Alter-
would have a positive slope in the region 54 where the nately a voltage controlled oscillator ( VCO) might pro-
value of a is between -1 and 1 ; the loop will not lock vide the two clock signals when the two level Ve signal
in region 54, but locks in an adjacent region of the tri- is applied to the VCO analog input. For such an appli-
angular waveform where the slope is opposite, such as 30 cation the VCO need not be linear.
region 66 where the value of a is between +1 and +3. Referring next to FIG. 6, a second embodiment of the
Thus, if/, exceeds /2 , the loop, when the input signal aH digital phase-locked loop is shown. The embodiment
V(n has a frequency of far, locks with V0111 leading is particularly adapted to include a type II loop since
(rather than lagging) ViH by 90°. the accumulator is recursive adder 82. In the alterna-
The differential equation of the dynamics of this loop 35 tive, the FIG. 6 embodiment can be a type I loop, de-
is conveniently derived using the following relation- pending upon the value of an input control signal ap-
ships: plied to lead 96.
A digital input signal VjR is applied to exclusive OR
gate 14 via input line 12. The signal on line 12 can be
e _ e 40 derived from an analog sinusoidal signal source 84 that
"
 =
 — ^ 7/2 * (8) 's converted to a binary signal by a zero crossing detec-
tor or hard limiter 86 to produce the digital input signal
V(n. The loop output signal Vou, is derived from a rela-
Oout — 2 TT/OU, lively high significance bit terminal or from an overflow
(9) 45 terminal of the accumulator 82 to provide a fixed fre-
quency division factor for a binary input signal to the
where: accumulator. The V011, output of accumulator 82 and
#(„ = phase of V(n, the Vtn signal are applied to input terminals of exclusive
0«n<i = phase of V,n with respect to the 90° lag position OR gate 14 which derives variable duty cycle loop
22, and ^ error signals Ve at its output terminal 24. A mixer can
Baut = time derivative of 6oul. replace the exclusive OR gate as a digital phase detec-
By substituting Equations (8) and (9) into Equation tor, if the loop input and output signals both have equal
(7), one obtains the following equation: positive and negative excursions, i.e., have no d.c. com-
')\fa — •) f 4 - ? A f / j ponent. If the input and output loop signals are bipolar
2A/ Oou, - 27T/ar -1- 2A/ 0,n 55 waveS) tne mixer produces the digital signal V,
( 10) . If, however, the input signals are sinusoids having zero
d.c., the phase detector comprises a mixer driving a
This equation is mathematically represented by the zero crossing detector or hard limiter to produce the
Type I servo loop shown in FIG. 4. In this representa- digital signal Ve.
lion, the output phase 6m, is substracted from the input ^ The level of the loop error signal Ve is applied to
phase 0in to form an error signal on line 58, which error leads 90 and 92 to respectively control the counting di-
signal is multiplied by a gain of 2A/in amplifier 59 to rection of up/down counter 88 and the gating of each
produce a magnified error signal on line 60. A rate aid-
 of the parallel bits of an input signal representing a
ing signal of 2irfm is next added to the error signal on number c. The number represented by the signal de-
line 60 to form a resultant sum on line 61. This resul-
 rived on parallel output lines 94 of up/down counter 88
tant is integrated in integrator 62 to form the output js gated by a "type" controlling signal on line 96 that
phase 6out. drives AND gate network 97 whereby when the signal
3,883,817
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on line 96 is a binary zero the up/down counter does
not effect the loop operation and the loop is Type I.
The discussion shall proceed with the assumption
that the loop is operated as the simple Type I embodi-
ment of FIG. I. The signal on line 92, controlling the 5
gating of number c is applied to a group of gates 98, one
gate for each bit of the signal representing the number
c on parallel lines 100. When V,, is a binary zero, all of
the parallel bits on output lines 102 of AND gates net-
work 98 have a binary zero level, representing the num- 10
her zero. However, when Ve is binary one level,'the sig-
nal on output lines 102 has a bit pattern representative
of the number c. Output lines 102 are applied to adder
network 104 which is also fed by another binary signal
representative of the constant number x on parallel '5
lines 106. Adder network 104 adds the number indicat-
ing signals on lines 102 and 106 and produces the resul-
tant binary sum signal on its output parallel lines 108.
Actually, adder network 104 adds a third number indi-
cating signal on lines 110 to the other two signals, but
the magnitude of the signal on line 110 fed from the
up/down counter via AND gate network 97 is zero with
the type line 96 in a binary zero state. Thus, adder net-
work 104 derives a signal indicative of the number x
when Ve is a binary zero and a signal representing the
number c + x when Ve is a binary one. The signals on
lines 108 are applied to accumulator 82 which is
clocked at a constant rate/3 via clock input line 112.
Thus, when Ve is a binary zero, the accumulator 82 is 39
incremented at a slow rate given by:
( 1 1 )
and when Ve is a binary one, the accumulator is incre-
mented at a faster rate given by:
35
f 3 (c
(12) 40
Thus, the relationships derived with respect to the FIG.
1 embodiment apply once /,„ and A/ are determined.
With the type control line 96 maintained at a binary
one level, an all digital type II phase-locked loop is pro- 45
vided such that up/down counter 88 counts at a fixed
rate determined by the input clock frequency/, which
clocks the counter via input line 114. V,, controls the .
counting direction of counter 88; when V,, is a binary,
zero or one, the number indicating signal of counter 88 50
respectively linearly reduces and increases at the fixed
counting rate/,. The number pattern of the output sig-
nal of up/down counter 88 represents the integral of Ve
(if V,, were bipolar). Furthermore, .the output fre-
quency of accumulator 82 on line 116,'with V,, a,binary
one, for example, exhibits a linearly increasing fre-
quency because the average number represented by the
signal derived from adder 104 over the period T lin-
early increases in such a situation. Thus, it is apparent
that when the type line 96 carries a binary one signal
a second order loop is provided.
The dynamics of a second order loop are mathemati-
cally represented by the type II servo loop of FIG. 7
wherein an output signal, 6ml, is substracted from an
input signal 6in to produce a phase error signal .on .line
120. The signal on line 120 is fed in parallel to a vari-
able gain device 122, having a gain of 2A/ and to an in-
tegrator 124 having a transfer function G/s. The gain
factor A/is set by the magnitude of the signal represent-
ing c to provide a loop damping component. The value
of G is set by a relative scaling factor of the numbers
represented in up/down counter 88 and by clock fre-
quency/,. Output signals from the variable gain device
122 and integrator 124 are added to produce a signal
on line 126. A rate aiding signal 2ir/,r, equal to the sum
of the amplitudes of A: and c/2, is added to the signal on
line 126 to produce a signal on line 128 which is inte-
grated by integrator 130 to produce the output signal
<?„„,. It should be apparent that the numbers repre-
sented by c and x and/or the clock frequencies/, and
/4 may be changed to produce different center frequen-
cies and dynamic loop characteristics. During lock-on,
a phase-locked loop is generally operated in a type I
mode. This is easily done by maintaining the signal type
line 96 in the binary zero state. The loop might be sepa-
rately optimized in this type I mode by switchably
changing the loop parameters, particularly the magni-
tude of the signal representing the number c. Also the
loop is easily initialized with an output frequency prior
to lock-on by setting the level of the signal representing
the number or. Furthermore, the initial phase of the. out-
put signal is conveniently set by clearing or zeroing the
contents of accumulator 82 at an appropriate time via
clear line 140.
Having described specific embodiments of my inven-
tion, it should be apparent that numerous modifications
and equivalents are possible within its spirit and scope.
It is intended that my invention not be limited except
with reference to the following claims.
What is claimed is:
1. A phase-locking apparatus for producing a system
output signal having a phase which is responsive to the
phase of an input signal comprising:
phase detector means responsive to the input and sys-
tem output signals for deriving a two state output
signal from the phase detector means having a vari-
able duty cycle indicative of the relative phase of
the input and system output signals;
an accumulator having an output terminal on which
is derived said system output signal; and
incrementing means including means for adding a
signal representing a first constant to the accumu-
lator at a fixed rate in response to the first output
state of the phase detector and means for adding to
the accumulator a signal representing a second
constant at the fixed rate in response to the second
output state of the phase~detector.
2. The apparatus of claim 1 in combination with
means for adding a signal representing a variable num-
ber to the accumulator at the fixed rate, where said
variable number is dependent upon the integral of the
output of the phase detector.
3.'The apparatus of claim 2 wherein said varying
number adding means includes an up/down counter
having a counting direction controlled by the phase de-
tector output state.
65
